Aman UllahAnsary
DevOps & Cloud Engineer building self-healing infrastructure, AI-assisted CI/CD, and Kubernetes FinOps platforms that ship in minutes, not hours.
Engineering reliable systems at the intersection of AI and infrastructure.
I'm Aman — a soon-to-graduate Electronics & Communication engineer who spends most of his time in a terminal. I build production-grade DevOps platforms that pair Kubernetes with LLMs so incidents auto-triage, deploys self-heal, and cloud spend stays predictable.
I care about the boring stuff that makes engineering fast: strong CI, tight feedback loops, observable services, and infra that never surprises the on-call.
Tools that move the needle.
The daily kit — from container orchestration to observability, IaC and LLM-powered automation.
Cloud & Infra
AWS, Terraform, Ansible, Nginx, Linux, Bash
Containers & CI/CD
Docker, Kubernetes, Argo CD, GitHub Actions, Jenkins
Observability & Data
Prometheus, Grafana, Kafka, Redis, PostgreSQL, MongoDB
Selected work.
Three shipped platforms combining DevOps, AI and FinOps. Real metrics, real repos.
AI-Powered Self-Healing CI/CD Pipeline
Production-grade DevOps platform automating CI/CD, AI code review, log analysis, anomaly detection and real-time observability. Reduced deployment time by 90% and troubleshooting by 60%.
$ fetching latest commit... █
CloudWarden — Kubernetes FinOps Platform
Full-stack AI FinOps platform automating cost analysis via OpenCost, ML-driven forecasting and 2-sigma anomaly detection. LLM-powered assistant surfaces actionable recommendations across a 6-page Streamlit dashboard.
$ fetching latest commit... █
AI-Assisted AWS Cost Optimization
Built a 30-day AWS cost forecasting model on 120 days of multi-service billing (600 records). Z-score anomaly detection and a rule-based savings engine across 5 AWS services.
$ fetching latest commit... █
Live from the command line.
Coding rhythm, last year.
A short but focused track record.
VLSI Design Intern
- Designed and simulated CMOS logic and combinational/sequential digital blocks using Cadence Virtuoso, Microwind/DSCH and Xilinx Vivado.
- Performed physical verification — layout design, DRC and LVS checks across the complete IC flow.
- Certified in Microelectronics Technology & VLSI Design (Grade B+).
B.Tech, Electronics & Communication
- Core ECE foundations paired with a self-driven focus on Software, DevOps and AI/ML.
- Built and shipped 3 production-grade platforms during the degree — all documented on GitHub.
Learning, always.
Let's build something reliable.
Available for full-time DevOps / SRE / Cloud engineering roles from June 2026. Also open to short contracts and collaborations.